Most of the work on implementing arithmetic on a quantum computer has borrowed from results in classical reversible computing (e.g.
Introduction
Quantum algorithms for factoring and discrete logarithms require the ability to perform arithmetic operations on a quantum computer. One such operation is the addition of two n-bit numbers. In this paper I focus on the following problem. Suppose we have two n-bit registers containing the binary representations of two n-bit numbers a and b. We wish to compute the n least significant bits of a + b (i.e. we want to compute a + b (mod 2 n )). We want the result to be computed in-place of the register initially containing b. Specifically, we are interested in a circuit implementing a , b −→ a , a + b (mod 2 n ) .
Furthermore, we want the the circuit to be reversible. A reversible circuit for the above task could be directly used in a quantum network to perform |a |b −→ |a |a + b (mod 2 n ) .
Several quantum circuits have been proposed that perform this task. Most of these are inherently classical reversible circuits ([VBE95], [BBF02] , [DKR04] ) and they require at least n ancillary bits to keep track of the carry. For most of the practical proposed schemes for implementing quantum computers, qubits will be a very "expensive" resource. Thus there is significant interest in implementing operations using as few qubits as possible. Draper [D00] has described a quantum circuit based on the quantum Fourier transform that performs addition using no ancillary qubits. This approach uses rotation gates that must be implemented with exponential precision, or else be approximated. It is therefore of interest to investigate whether addition can be done without the need for O(n) ancillary bits, in a classical reversible way that does not require these quantum rotation gates. In the following sections, I will describe such a reversible circuit for addition that requires only 1 ancillary bit, and O(n 3 ) Toffoli gates.
Controlled NOT gates
The addition circuit will be described in terms of NOT gates that are controlled on various patterns of control bits. The NOT gate, shown in Figure  1 , simply flips the binary value of a bit. That is, if the input to the NOT gate is 0, the output is 1, and vice versa. The quantum version of the NOT gate is represented by the Pauli X operator, and acts qubit states in quantum superposition according to
The simplest controlled NOT gate is the well known CNOT gate, depicted in Figure 2 . The CNOT gate applies the NOT operation to the "target bit" (the lower bit in the figure), conditioned on the "control bit" (the upper bit in the figure) being equal to 1. If the control bit is equal to 0, the target bit is left alone. The quantum version of the CNOT gate respects quantum superpositions and performs A generalized version of the CNOT gate is the Toffoli gate, shown in Figure 3 . The Toffoli gate has two control bits, and one target bit. The NOT operation is applied to the target bit conditioned on both the control bits being equal to 1. The Toffoli gate has the interesting properties that it is reversible, is and universal in the sense that any boolean operator can be simulated using it [FT82] . So a quantum network for addition that uses only Toffoli gates is actually a classical reversible circuit. Here the NOT gate is applied to the target bit conditioned on the control bit equalling 0. This is indicated in the figure by a hollow circle on the control bit, as opposed to a solid circle used in Figure 2 . As shown in the figure, the zero-controlled NOT gate can be implemented using a CNOT, with NOT gates applied to the control bit before and after the CNOT. So the zero-controlled NOT gate can also be simulated by the Toffoli with constant overhead. We can also construct more elaborate controlled NOT "gates", with the NOT operation applied conditioned on some n control bits being in a specified pattern. For example, the "gate" shown in Figure 5 applies the NOT gate to the target bit conditioned on 3 control bits being in the pattern 101. We are shown how to simulate such general controlled NOT gates by Toffoli gates in [BBC+95] . For a circuit having a total of N bits, if N ≥ 5 and fewer than N 2 bits are used as control bits, the general controlled NOT operation can be simulated using O(N ) Toffoli gates. Note that the construction in [BBC+95] does not require dedicated ancillary bits. The construction is illustrated for a specific example in Figure 6 .
The addition circuit I will describe later ( Figure 9 ) has N = 2n + 1 bits (where n is the size of each of a and b) and the controlled NOT gates will only use up to n control bits. Since n ≤ N 2 , [BBC+95] shows us how to simulate these using O(N ) (= O(n)) Toffoli gates. 
A circuit for incrementing
A building block for the addition circuit is a circuit for incrementing an n-bit number:
The circuit given in Figure 7 does this with one ancillary bit, initially set to 1. The ancillary bit will be known to equal 1 at the output of the circuit, and so can be re-used (e.g. for further incrementing). That is, the circuit in Figure 7 implements b , 1 −→ b + 1 (mod 2 n ) , 1. To understand how the circuit in Figure 7 performs the incrementing, imagine how you would increment a binary number "by hand". You would flip the least significant bit. If you had flipped it from a 0 to a 1, you would be done. If you had flipped it from a 1 to a 0, you would then proceed to flip the next most significant bit. You would proceed in this fashion until you had flipped a bit from 0 to 1, at which point you would be done. The ancillary bit in the circuit can be viewed as a "flag" which signals the first time you have flipped a bit from 0 to 1, and should stop flipping bits. The flag is 1 as long as you should continue flipping bits, and then is set to 0 when the condition is reached such that you should stop flipping bits. We know that at some point we will have flipped the state of the flag bit from 1 to 0, unless the state of the n − 1 least significant bits (b n−2 b n−3 · · · b 0 ) was initially (11 · · · 1). In this case the state of these bits after incrementing is (b n−2 b n−3 · · · b 0 ) = (00 · · · 0). So after incrementing b, the flag bit should be re-set to 1 by a NOT gate, unless (b n−2 b n−3 · · · b 0 ) = (00 · · · 0). The portion of the circuit of Figure 7 surrounded by the dashed box accomplishes this uncomputing of the ancillary bit. Note that I originally proposed this incrementing circuit in [KZ04] .
The addition circuit
The addition circuit will make use of a sequence of controlled-incrementing circuits, inc n . This will apply the incrementing circuit to an n-bit register containing b, conditioned on a single control bit a equalling 1. Such a circuit can be realized by simply adding a control on a to every gate in the incrementing circuit described above. The circuit and its abstract schematic symbol are shown in Figure 8 . Now it can be seen that the circuit shown in Figure 9 performs the addition. The idea is that adding a to b modulo 2 n can be achieved by conditionally incrementing (mod 2 n ) the i + 1 most significant bits of b, controlled on a i = 1, for i = n − 1, . . . , 0. The single ancillary bit is left in the state 1 at the end of the circuit, and so can be re-used. It remains to determine the number of Toffoli gates, and hence the running-time, of this circuit. The addition circuit uses a sequence of n controlled incrementing operations. Let |inc i | denote the number of Toffoli gates required to implement the controlled-inc i operation. Then the addition circuit then requires roughly n i=1 |inc i | Toffoli gates to implement. The circuit for inc i uses a sequence of roughly 2i controlled NOT gates, each controlled by up to i control bits. Each of these controlled NOT gates require O(i) Toffoli gates to implement [BBC+95] . So
. So the addition circuit requires O(n 3 ) Toffoli gates.
Conclusion
We have seen how to perform in-place addition of two n-bit numbers with only 1 ancillary bit by an O(n 3 )-depth reversible circuit comprised entirely of Toffoli gates. I am not aware of a prior classical reversible result showing how to efficiently perform addition with only 1 ancillary bit. This circuit can be directly applied quantum states, provided we have a quantum implementation of the Toffoli gate. In the language of quantum computing, the circuit would perform |a |b −→ |a |a + b (mod 2 n ) .
The circuit depth of O(n 3 ) probably means that it would not be practical for classical (low power) computing [F04] , but it may be practical for quantum computing if qubits are at a premium.
